Vicky Visvanathan

Teaching Strengths

Face to Face, Virtual Classroom

Mrs Vicky Visvanathan

Lecturer, Nursing

School of Nursing and Midwifery

College of Health


Welcome to my homepage. Vicky Visvanathan is a lecturer for the Bachelor of Nursing within Clinical and Health Sciences at the University of South Australia. She has extensive clinical experience of 35 years working as an acute care and critical care nurse in various disciplines within Australia and overseas. Vicky commenced her role as an academic 15 years ago after completing her Masters degree. Vicky teaches across all stages of program and have coordinated clinical courses (Experiential Learning Activity 3 - Acute Care placements for Stage II students and Experiential Learning Activity 5 - Transition to Practice Practicum for Stage III students).
She pursued her higher degree research study that investigated a specific cardiac condition in the critically ill patients admitted to the intensive care unit and developed a clinical pathway for frontline nurses to early recognise this condition. Vicky currently teaches in Evidence Based Nursing Practice course that focuses on the importance of providing holistic patient centred care and improved clinical practice informed by evidence based research and knowledge transalation.
Vicky has been an examiner for Honours thesis (2017) and confirmation of candidature of Masters research degree (2018).

Critical care nursing,

Cardiac Nursing

Emergency Nursing

Safety and quality,

Risk management

Evidence based practice

Year Citation
2025 Visvanathan, V., Jayasekara, R., & Howard, M. (2025). Identification of Takotsubo syndrome in intensive care units: a scoping review. Australian Critical Care, 38(5, article no. 101269), 1-12.
DOI Scopus1
2024 Matricciani, L., Clarke, J., Wiley, S., Williams, A., Baljak, G. R., Graham, K., . . . Peters, M. D. J. (2024). Sleep of Nurses: A Comprehensive Scoping Review.. J Adv Nurs, 81(5), 2333-2344.
DOI Scopus3 WoS4 Europe PMC4
2022 Visvanathan, V., Jayasekara, R., & Howard, M. (2022). The clinical pathways used to identify Takotsubo syndrome in patients admitted to the intensive care unit: a scoping review.. Australian Critical Care, 35(S1), 21.
DOI
2021 Visvanathan, V., Kucia, A., Reddi, B., & Horowitz, J. (2021). Late development of Takotsubo syndrome following intensive care unit discharge. Netherlands Journal of Critical Care, 29(1), 14-21.
Scopus2 WoS1
2019 Visvanathan, V. (2019). Early supported discharge services for people with acute stroke: a Cochrane review summary. International journal of nursing studies, 94, 186-187.
DOI Scopus6 WoS6 Europe PMC3
2018 Visvanathan, V. (2018). Antihypertensive pharmacotherapy for prevention of sudden cardiac death in hypertensive individuals. International journal of nursing studies, 82, 165-166.
DOI
2018 Jayasekara, R., Smith, C., Hall, C., Rankin, E., Smith, M., Visvanathan, V., & Friebe, T. -R. (2018). The effectiveness of clinical education models for undergraduate nursing programs: A systematic review. Nurse Education in Practice, 29, 116-126.
DOI Scopus90 WoS73 Europe PMC56
2016 Visvanathan, V. (2016). Interventions to reduce waiting times for elective procedures: a Cochrane review summary. International journal of nursing studies, 61, 260-261.
DOI
2015 Visvanathan, V. (2015). Slow vs. fast subcutaneous heparin injections for prevention of pain and bruising. American journal of nursing, 115(12), 27.
DOI Scopus1
2015 Gala, N., Devanathan, V. R., Visvanathan, V., & Kamakoti, V. (2015). Best is the Enemy of Good: Design Techniques for Low Power Tunable Approximate Application Specific Integrated Chips Targeting Media-Based Applications. JOURNAL OF LOW POWER ELECTRONICS, 11(2), 133-148.
DOI WoS1
2014 Visvanathan, V. (2014). Transarterial chemoembolization versus no intervention or placebo intervention for liver metastases. Clinical journal of oncology nursing, 18(2), 249-250.
DOI Scopus1 WoS1
2013 Visvanathan, V. (2013). N-Acetylcysteine for sepsis and systemic inflammatory response in adults. Critical care nurse, 33(4), 76-77.
DOI Scopus5 WoS6 Europe PMC4
2013 Gandhi, V., Devanathan, V. R., Visvanathan, V., Patnaik, M., & Kamakoti, V. (2013). Supply and Body-Bias Voltage Assignment Based Technique for Power and Temperature Control on a Chip at Iso-Performance Conditions. JOURNAL OF LOW POWER ELECTRONICS, 9(2), 207-220.
DOI WoS3
2012 Pasumarthi, R. K., Devanathan, V. R., Visvanathan, V., Potluri, S., & Kamakoti, V. (2012). Thermal-Safe Dynamic Test Scheduling Method Using On-Chip Temperature Sensors for 3D MPSoCs. JOURNAL OF LOW POWER ELECTRONICS, 8(5), 684-695.
DOI WoS1
2011 Das, B. P., Amrutur, B., Jamadagni, H. S., Arvind, N. V., & Visvanathan, V. (2011). Voltage and Temperature-Aware SSTA Using Neural Network Delay Model. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 24(4), 533-544.
DOI WoS12
2011 Visvanathan, V., & Jayasekara, R. S. (2011). Cochrane Corner. Recruitment manoeuvres for adults with acute lung injury receiving mechanical ventilation. Australian critical care, 24(4), 256-258.
DOI
2011 Visvanathan, V., & Jayasekara, R. (2011). Respiratory function monitoring to reduce mortality and morbidity in newborn infants receiving resuscitation. International journal of evidence-based healthcare, 9(1), 73.
DOI
2011 Visvanathan, V. (2011). Summaries of nursing care-related systematic reviews from the Cochrane Library: mechanical versus manual chest compression for cardiac arrest. Journal of cardiovascular nursing, 26(6), 530-531.
DOI
2010 Janakiraman, V., Bharadwaj, A., & Visvanathan, V. (2010). Voltage and Temperature Aware Statistical Leakage Analysis Framework Using Artificial Neural Networks. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 29(7), 1056-1069.
DOI WoS18
2009 Das, B. P., Amrutur, B., Jamadagni, H. S., Arvind, N. V., & Visvanathan, V. (2009). Within-Die Gate Delay Variability Measurement Using Reconfigurable Ring Oscillator. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 22(2), 256-267.
DOI WoS34
2008 Viraraghavan, J., Amrutur, B., & Visvanathan, V. (2008). Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks. JOURNAL OF LOW POWER ELECTRONICS, 4(3), 301-319.
DOI WoS1
2001 Mandal, P., & Visvanathan, V. (2001). CMOS op-amp sizing using a geometric programming formulation. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 20(1), 22-38.
DOI WoS113
2001 Tian, M., Visvanathan, V., Hantgan, J., & Kundert, K. (2001). Striving for small-signal stability. IEEE CIRCUITS & DEVICES, 17(1), 31-41.
DOI WoS33
2000 Ramanathan, S., Nandy, S. K., & Visvanathan, V. (2000). Reconfigurable filter coprocessor architecture for DSP applications. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 26(3), 333-359.
DOI WoS5
1999 Ramanathan, S., Visvanathan, V., & Nandy, S. K. (1999). A computational engine for multirate FIR digital filtering. SIGNAL PROCESSING, 79(2), 213-222.
DOI WoS3
1999 Singhal, K., & Visvanathan, V. (1999). Statistical device models from worst case files and electrical test data. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 12(4), 470-484.
DOI WoS34
1999 Ramanathan, S., Visvanathan, V., & Nandy, S. K. (1999). Architectural synthesis of computational engines for subband adaptive filtering. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 22(3), 173-195.
DOI WoS2
1999 Ramanathan, S., Visvanathan, V., & Nandy, S. K. (1999). Synthesis of ASIPs for DSP algorithms. INTEGRATION-THE VLSI JOURNAL, 28(1), 13-32.
DOI WoS3
1999 Mandal, P., & Visvanathan, V. (1999). Active biasing of multistage CMOS op-amps for performance enhancement. INTERNATIONAL JOURNAL OF ELECTRONICS, 86(8), 933-946.
DOI
1999 Ramanathan, S., & Visvanathan, V. (1999). Low-power pipelined LMS adaptive filter architectures with minimal adaptation delay. INTEGRATION-THE VLSI JOURNAL, 27(1), 1-32.
DOI WoS10
1989 SADAYAPPAN, P., & VISVANATHAN, V. (1989). EFFICIENT SPARSE-MATRIX FACTORIZATION FOR CIRCUIT SIMULATION ON VECTOR SUPERCOMPUTERS. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 8(12), 1276-1285.
DOI WoS6
1989 SINGHAL, K., MCANDREW, C. C., NASSIF, S. R., & VISVANATHAN, V. (1989). THE CENTER DESIGN OPTIMIZATION SYSTEM. AT&T TECHNICAL JOURNAL, 68(3), 77-92.
DOI WoS7
1989 MILOR, L., & VISVANATHAN, V. (1989). DETECTION OF CATASTROPHIC FAULTS IN ANALOG INTEGRATED-CIRCUITS. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 8(2), 114-130.
DOI WoS121
1988 SADAYAPPAN, P., & VISVANATHAN, V. (1988). CIRCUIT SIMULATION ON SHARED-MEMORY MULTIPROCESSORS. IEEE TRANSACTIONS ON COMPUTERS, 37(12), 1634-1642.
DOI WoS12
1984 VISVANATHAN, V., & SANGIOVANNIVINCENTELLI, A. (1984). A COMPUTATIONAL APPROACH FOR THE DIAGNOSABILITY OF DYNAMICAL CIRCUITS. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 3(3), 165-171.
DOI WoS7
1981 VISVANATHAN, V., & SANGIOVANNIVINCENTELLI, A. (1981). DIAGNOSABILITY OF NON-LINEAR CIRCUITS AND SYSTEMS .1. THE DC CASE. IEEE TRANSACTIONS ON COMPUTERS, 30(11), 889-898.
WoS5
1981 VISVANATHAN, V., & SANGIOVANNIVINCENTELLI, A. (1981). DIAGNOSABILITY OF NON-LINEAR CIRCUITS AND SYSTEMS .1. THE DC CASE. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 28(11), 1093-1102.
DOI WoS15
1981 SAEKS, R., SANGIOVANNIVINCENTELLI, A., & VISVANATHAN, V. (1981). DIAGNOSABILITY OF NON-LINEAR CIRCUITS AND SYSTEMS .2. DYNAMICAL-SYSTEMS. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 28(11), 1103-1108.
DOI WoS13
1981 SAEKS, R., SANGIOVANNIVINCENTELLI, A., & VISVANATHAN, V. (1981). DIAGNOSABILITY OF NON-LINEAR CIRCUITS AND SYSTEMS .2. DYNAMICAL-SYSTEMS. IEEE TRANSACTIONS ON COMPUTERS, 30(11), 899-904.
WoS2
1979 VISVANATHAN, V., & LIU, R. W. (1979). SEQUENTIALLY LINEAR FAULT DIAGNOSIS .2. DESIGN OF DIAGNOSABLE SYSTEMS. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 26(7), 558-564.
DOI
1979 LIU, R. W., & VISVANATHAN, V. (1979). SEQUENTIALLY LINEAR FAULT DIAGNOSIS .1. THEORY. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 26(7), 490-496.
WoS12

Year Citation
2019 Visvanathan, V., Kucia, A., Reddi, B., & Horowitz, J. (2019). Takotsubo Syndrome Identified in the Intensive Care Unit: A Prospective Observational Study. In AUSTRALIAN CRITICAL CARE Vol. 32 (pp. S17). ELSEVIER SCIENCE INC.
DOI
2017 Jayasekara, R. S., Hall, C., Smith, C., Rankin, E., Smith, M., Friebe, T. R., & Visvanathan, V. (2017). Clinical education models for undergraduate nursing programs. In Proceedings of the 5th Annual Worldwide Nursing Conference (WNC 2017) (pp. 86-92). Singapore: GSTF Digital Library.
DOI
2014 Gala, N., Devanathan, V. R., Srinivasan, K., Visvanathan, V., & Kamakotil, V. (2014). ProCA : Progressive Configuration Aware Design Methodology for Low Power Stochastic ASICs. In 2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014) (pp. 342-347). INDIA, Mumbai: IEEE.
DOI WoS3
2008 Das, P. K., Amrutur, B., Sridhar, J., & Visvanathan, V. (2008). On-Chip Clock Network Skew Measurement using Sub-Sampling. In 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (pp. 397-+). JAPAN, Fukuoka: IEEE.
2008 Das, B. P., Amrutur, B., Jamadagni, H. S., Arvind, N. V., & Visvanathan, V. (2008). Within-Die Gate Delay Variability Measurement using Re-configurable Ring Oscillator. In PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE (pp. 133-+). CA, San Jose: IEEE.
WoS19
2005 Rajagopal, K. A., Sivakumar, R., Arvind, N. V., Sreeram, C., Visvanathan, V., Dhuri, S., . . . Wu, Q. Y. (2005). A comprehensive solution for true hierarchical timing and crosstalk delay signoff. In J. D. Cantarella (Ed.), 19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 277-282). INDIA, Hyderabad: IEEE COMPUTER SOC.
2005 Suresh, B., Visvanathan, V., Krishnan, R. S., & Jamadagni, H. S. (2005). Application of alpha power law models to PLL design methodology. In 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 768-773). INDIA, Calcutta: IEEE COMPUTER SOC.
DOI WoS1
2005 Chandrasekar, S., Visvanathan, V., & Varshney, G. K. (2005). Application of DC transfer characteristics in the elimination of redundant vectors for transient noise characterization of static CMOS circuits. In 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 336-341). INDIA, Calcutta: IEEE COMPUTER SOC.
DOI
2000 Mandal, P., & Visvanathan, V. (2000). Self-biasing of folded cascode CMOS op-amps. In INTERNATIONAL JOURNAL OF ELECTRONICS Vol. 87 (pp. 795-808). INDIA, HYDERABAD: TAYLOR & FRANCIS LTD.
DOI WoS2
1999 Mandal, P., & Visvanathan, V. (1999). A new approach for CMOS op-amp synthesis. In TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 189-194). INDIA, GOA: IEEE COMPUTER SOC.
DOI WoS5
1999 Ramanathan, S., Visvanathan, V., & Nandy, S. K. (1999). Synthesis of configurable architectures for DSP algorithms. In TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 350-357). INDIA, GOA: IEEE COMPUTER SOC.
DOI WoS2
1997 Mandal, P., & Visvanathan, V. (1997). A self-biased high performance folded cascode CMOS op-amp. In TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 429-434). INDIA, HYDERABAD: I E E E, COMPUTER SOC PRESS.
DOI WoS19
1997 Ramanathan, S., & Visvanathan, V. (1997). Low-power configurable processor array for DLMS adaptive filtering. In TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 198-203). INDIA, HYDERABAD: I E E E, COMPUTER SOC PRESS.
DOI WoS4
1995 Ramanathan, S., & Visvanathan, V. (1995). A systolic architecture for LMS adaptive filtering with minimal adaptation delay. In NINTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 286-289). INDIA, BANGALORE: I E E E, COMPUTER SOC PRESS.
DOI
1995 Mandal, P., & Visvanathan, V. (1995). Design of high performance two stage CMOS cascode op-amps with stable biasing. In NINTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS (pp. 234-237). INDIA, BANGALORE: I E E E, COMPUTER SOC PRESS.
DOI
1993 MANDAL, P., & VISVANATHAN, V. (1993). MACROMODELING OF THE AC CHARACTERISTICS OF CMOS OP-AMPS. In 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS (pp. 334-340). CA, SANTA CLARA: I E E E, COMPUTER SOC PRESS.
1993 NANDY, S. K., NARAYAN, R., VISVANATHAN, V., SADAYAPPAN, P., & CHAUHAN, P. S. (1993). A PARALLEL PROGRESSIVE REFINEMENT IMAGE RENDERING ALGORITHM ON A SCALABLE MULTITHREADED VLSI PROCESSOR ARRAY. In S. Hariri, & P. B. Berra (Eds.), PROCEEDINGS OF THE 1993 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL III (pp. 94-97). NY, SYRACUSE UNIV, SYRACUSE: CRC PRESS INC.
1993 ESWAR, K., SADAYAPPAN, P., HUANG, C. H., & VISVANATHAN, V. (1993). SUPERNODAL SPARSE CHOLESKY FACTORIZATION ON DISTRIBUTED-MEMORY MULTIPROCESSORS. In S. Hariri, & P. B. Berra (Eds.), PROCEEDINGS OF THE 1993 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL III (pp. 18-22). NY, SYRACUSE UNIV, SYRACUSE: CRC PRESS INC.
1991 ESWAR, K., SADAYAPPAN, P., & VISVANATHAN, V. (1991). MULTIFRONTAL FACTORIZATION OF SPARSE MATRICES ON SHARED-MEMORY MULTIPROCESSORS. In K. SO (Ed.), PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 3 (pp. II159-II166). PA, PENN STATE UNIV, UNIVERSITY PARK: CRC PRESS INC.
1989 SADAYAPPAN, P., & VISVANATHAN, V. (1989). EFFICIENT SPARSE-MATRIX FACTORIZATION FOR CIRCUIT SIMULATION ON VECTOR SUPERCOMPUTERS. In 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (pp. 13-18). NV, LAS VEGAS: ASSOC COMPUTING MACHINERY.
1989 NG, A. P. C., & VISVANATHAN, V. (1989). A FRAMEWORK FOR SCHEDULING MULTIRATE CIRCUIT SIMULATION. In 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (pp. 19-24). NV, LAS VEGAS: ASSOC COMPUTING MACHINERY.

Courses I teach

  • NURS 1073 Health of Older People (2025)
  • NURS 3042 Experiential Learning Activity: Extension to Practice Practicum 4 (2025)
  • NURS 3055 Evidence Based Nursing Practice (2025)
  • NURS 1073 Health of Older People (2024)
  • NURS 3055 Evidence Based Nursing Practice (2024)

Connect With Me

External Profiles

Other Links